



United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/636,115	08/10/2000	Adrian Grah	1400.4100276	6371
25697 7.	590 03/03/2006		EXAMINER	
ROSS D. SNYDER & ASSOCIATES, INC.			CAO, CHUN	
PO BOX 164075 AUSTIN, TX 78716-4075			ART UNIT	PAPER NUMBER
Modrin, TX	70710-4075		2115	

DATE MAILED: 03/03/2006

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
		09/636,115	GRAH ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Chun Cao	2115			
Period fo	The MAILING DATE of this communication reply	on appears on the cover shee	t with the correspondence a	ddress		
A SHO WHIC - Exter after - If NO - Failui Any r	ORTENED STATUTORY PERIOD FOR FOR HEVER IS LONGER, FROM THE MAILING IS IN 18 IN 19 IN	NG DATE OF THIS COMMU FR 1.136(a). In no event, however, ma on. period will apply and will expire SIX (6) I statute, cause the application to becom	INICATION. y a reply be timely filed MONTHS from the mailing date of this of the BANDONED (35 U.S.C. § 133).	ŕ		
Status	`\					
2a)⊠	Responsive to communication(s) filed on This action is FINAL . 2b) Since this application is in condition for a closed in accordance with the practice ur	This action is non-final. Ilowance except for formal m	*	ne merits is		
Dispositi	on of Claims					
5)☐ 6)⊠ 7)☐ 8)☐ Applicati 9)☐	Claim(s) 1-19 is/are pending in the application (s) 6-10 and 16-19 Claim(s) is/are allowed. Claim(s) 1-5 and 11-15 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction are subject to restriction are subjected to by the Example of the drawing(s) filed on is/are: a) Applicant may not request that any objection of Replacement drawing sheet(s) including the content of the drawing she	is/are withdrawn from consignation is and/or election requirement. arminer. accepted or b) objected to the drawing(s) be held in abe	to by the Examiner. eyance. See 37 CFR 1.85(a).	CFR 1.121(d).		
11) 🔲	The oath or declaration is objected to by t	he Examiner. Note the attac	hed Office Action or form P	TO-152.		
Priority u	nder 35 U.S.C. § 119		•			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
Attachment	c(s)	·				
2) D Notice 3) D Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-94 nation Disclosure Statement(s) (PTO-1449 or PTO/5 No(s)/Mail Date	Paper I	ew Summary (PTO-413) No(s)/Mail Date of Informal Patent Application (PT	⁻ O-152)		

Art Unit: 2115

DETAILED ACTION

1. It is hereby acknowledged that the following papers have been received and placed of record in the file: Response Dated 12/12/05.

- 2. Claims 1-19 are presented for examination. Claims 6-10 and 16-19 are withdrawn from further consideration as being drawn to a non-elected invention.
- 3. The text of those applicable section of Title 35, U.S. Code not included in this action can be found in the prior Office Action.
- 4. The rejections are respectfully maintained and reproduced infra for applicant's convenience.
- 5. Claims 1-5 and 11-15 are rejected under 35 U.S.C. 102(b) as being anticipated by Oki (Oki), U.S. patent no. 5,870,595.

As per claim 1, Oki discloses a line card circuit [fig. 7] comprising:

an activity latch [61 buffer memory unit, fig. 2] for holding an activity flag value [the size of the available area ;col. 5, lines 8-25]; and

a logic element [83, fig. 1] operatively coupled to the activity latch to receive an incoming clock signal and to provide an outgoing clock signal, the outgoing clock signal being dependent on the activity flag value [figures, 1 and 2; col. 4, line 58-col. 5, line 29; emphasis added, "signal 54 is generated based on an value detected by detecting unit 66 from buffer memory 61 (see col. 5, lines 8-12), and output to an AND logic circuit 83 to control an output (clock signal 80) of a clock signal 6 (see fig. 1; col. 5, lines 22-29)"].

As per claim 2, Oki discloses the activity flag value is mutually exclusive with a second activity flag value held in a second activity latch [81a, 81b, fig. 8] of a second line card circuit [col. 11, lines 56-61].

As per claim 3, Oki discloses the logic element passes the incoming clock signal as the outgoing clock signal when the activity flag value has a first value [col. 5, lines 25-29; col. 11, lines 34-37].

As per claim 4, Oki discloses the logic element blocks the incoming clock signal when the activity flag value has a second value [col. 5, lines 25-29; col. 11, lines 34-37].

As per claim 5, inherently, Oki discloses the logic element provides a static output level as the output clock signal when the activity flag value has the second value [col. 5, lines 25-29; col. 11, lines 34-37; col. 11, lines 38-47; col. 12, lines 14-21].

As to claims 11-15 basically are the operating step that are carried out by the corresponding elements in claims 1-5. Accordingly, claims 11-15 are rejected for the same reason as set forth for claims 1-5.

6. Claims 1, 3-5, 11 and 13-15 are rejected under 35 U.S.C. 102(b) as being anticipated by Karibe et al. (Karibe), JP patent no. 64-48142.

As per claim 1, Karibe discloses a circuit comprising:

an activity latch [counter 5, fig. 1] for holding an activity flag value [abstract all]; and

a logic element [7, fig. 1] operatively coupled to the activity latch to receive an incoming clock signal and to provide an outgoing clock signal, the outgoing clock signal being dependent on the activity flag value [figure 1; abstract all].

As per claim 3, Karibe discloses the logic element passes the incoming clock signal as the outgoing clock signal when the activity flag value has a first value [abstract all; emphasis added "has a not ZERO value"].

As per claim 4, Karibe discloses the logic element blocks the incoming clock signal when the activity flag value has a second value [abstract all; emphasis added "has a ZERO value"].

As per claim 5, inherently, Karibe discloses the logic element provides a static output level as the output clock signal when the activity flag value has the second value [abstract all].

As to claims 11 and 13-15 basically are the operating step that are carried out by the corresponding elements in claims 1 and 3-5. Accordingly, claims 11 and 13-15 are rejected for the same reason as set forth for claims 1 and 3-5.

7. Claims 1 and 11 are rejected under 35 U.S.C. 102(b) as being anticipated by Senoh (Senoh), US patent no. 5,914,580.

Senoh is a prior art cited in prior office action.

As per claim 1, Senoh discloses a circuit [fig. 2] comprising:

an activity latch [10, fig. 2] for holding an activity flag value [col. 4, lines 45-53]; and

a logic element [11, fig. 2] operatively coupled to the activity latch to receive an incoming clock signal and to provide an outgoing clock signal, the outgoing clock signal being dependent on the activity flag value [figures, 1; col. 5, lines 15-26].

Art Unit: 2115

As to claim 11 basically is the operating step that are carried out by the corresponding elements in claim 1. Accordingly, claim 11 is rejected for the same reason as set forth for claim 1.

Response to Arguments

- 8. Applicant's arguments filed on 12/12/05, which have been fully considered but they are not persuasive.
- 9. In the remarks, applicants argued in substance that 1) in **Oki** system fails to disclose an activity latch for holding an activity flag value; and a second activity flag value held in second activity latch. 2) **Karibe** fails to disclose an activity latch of a line card. 3) **Senoh** fails to disclose an activity latch for holding an activity flag value.
- 10. The examiner respectfully traverses. As to point 1) In **Oki** system discloses an activity latch for holding an activity flag value [61, fig. 2; col. 5, lines 8-25; emphasis added, "the size (value) of the available area based on the values of the read and write address pointer" see col. 4, line 2-col. 5, line 3]; **Oki** discloses a second activity flag value held in a second activity latch [81a, 81b, fig. 8] of a second line card circuit [col. 11, lines 56-61; col. 12, lines 14-21]. 2) **Karibe** discloses an activity latch [counter 5] of a line card [fig. 2] for holding an activity flag value [value in counter 5; abstract all]. 3) **Senoh** discloses an activity latch [10, fig. 2] for holding an activity flag value [col. 4, lines 45-53]. Also see rejection above.

Art Unit: 2115

11. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Chun Cao whose telephone number is 571-272-3664. The examiner can normally be reached on Monday-Friday from 7:30 am-4:00 pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas C. Lee can be reached on 571-272-3667. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Any inquiry of a general nature or relating to the status of this application should be directed to the Group receptionist whose telephone number is 571-272-2100.

Art Unit: 2115

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Feb 27, 2006

CHUNCAO
PRIMARY EXAMINER